

	GROUP
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

[illegible]

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
JA	A1	H05-45423	02/23/1993	Japan				✓
JA	A2	H10-4128	01/06/1998	Japan				✓
JA	A3	H05-74911	03/26/1993	Japan				✓
JA	A4	60-165562	08/28/1985	Japan				✓
JA	A5	10-253710	09/25/1998	Japan				✓

7a		A6	B. Kruseman et al., "Transient Current Testing of 0.25 $\mu$ m CMOS Devices", ITC Int'l. Test Conf., September 28-30, 1999, pages 47-56

PAGE 1 OF 3



(Use several sheets if necessary)

02008.071001; AD-0242 [REDACTED] TUS

SERIAL NO. 097 980891

Masahiro ISHIDA et al.

FILING

GROUP

[illegible][illegible]


**EXAMINER**

DATE CONSIDERED

**Form PTO-A820**  
**(also form PTO-1449)**

Copyright 1994-97 LegalStar

P09C/REV03

Patent and Trademark Office \* U.S. DEPARTMENT OF COMMERCE

PAGE 3 OF 3